LLM Agent-Based Design of RISC-V CPUs with FPGA-in-the-Loop Evaluation.

arXiv:2610.39570v1 Announce Type: cross Abstract: Long-run RTL simulation of CPU candidates can take hours, while short diagnostic runs may miss performance degradation that emerges later in execution. This evaluation cost can delay design decisions in LLM-age